Output port of a sub-design page. Becomes an out std_logic_vector port of the generated entity and, on the parent sheet, an output pin of the sub-design block. Configurable name, width (1..24500) and signal type (plain or time-multiplexed with an explicit TM factor). Always one port per channel - the multichannel selector is disabled. Sub-design pages only.