Brings a memory-mapped register written by software into the FPGA fabric. One data output (integer or 1..32-bit slice of the 32-bit register) and an INT output that pulses when the host WRITES the register. If the same register has no Register (Write) block, the read-back path is closed automatically so software can read what it wrote.