Publishes a value from the FPGA fabric to a memory-mapped register, so software can read it. Data in, an optional WR sample-enable, and an INT output that pulses when the host READS the register. The stored word is always 32 bit (zero/sign extended from the pin width). One Register (Write) per register name per page.