Input port of a sub-design page. Becomes an in std_logic_vector port of the generated entity and, on the parent sheet, an input pin of the sub-design block. Configurable name, width (1..24500), signal type (plain or time-multiplexed with an explicit TM factor) and multichannel behaviour (ARRAY = one per channel, COMMON = shared). Sub-design pages only.