Raw view of the host register bus: 32-bit read data, 32-bit write data, 32-bit address and the two 1-bit read/write strobes, exposed as four pins on the sheet. It is the escape hatch for logic that must decode addresses itself instead of using named registers. No configuration window.